ログイン
言語:

WEKO3

  • トップ
  • ランキング
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

  1. 学会発表・講演等
  2. ポスター発表

Design and Implementation of EPICS and/or FPGA Based Protection System for Beam Acceleration in Linear IFMIF Prototype Accelerator

https://repo.qst.go.jp/records/73119
https://repo.qst.go.jp/records/73119
fbea33b4-248b-4c08-9300-ebc99c1a4994
Item type 会議発表用資料 / Presentation(1)
公開日 2018-12-26
タイトル
タイトル Design and Implementation of EPICS and/or FPGA Based Protection System for Beam Acceleration in Linear IFMIF Prototype Accelerator
言語
言語 jpn
資源タイプ
資源タイプ識別子 http://purl.org/coar/resource_type/c_c94f
資源タイプ conference object
アクセス権
アクセス権 metadata only access
アクセス権URI http://purl.org/coar/access_right/c_14cb
著者 平田, 洋介

× 平田, 洋介

WEKO 720556

平田, 洋介

Search repository
hirata

× hirata

WEKO 720557

hirata

Search repository
春日井, 敦

× 春日井, 敦

WEKO 720558

春日井, 敦

Search repository
kasugai

× kasugai

WEKO 720559

kasugai

Search repository
平田 洋介

× 平田 洋介

WEKO 720560

en 平田 洋介

Search repository
春日井 敦

× 春日井 敦

WEKO 720561

en 春日井 敦

Search repository
抄録
内容記述タイプ Abstract
内容記述 IFMIF (International Fusion Materials Irradiation Facility) Prototype Accelerator (LIPAc) has been developed, which is designed to produce a deuteron CW beam with a current of 125 mA at 9 MeV. After the injector commissioning, the LIPAc is entering in the second commissioning phase in which RFQ, MEBT, RF Power System and Beam Instrumentation (BI) systems have been integrated.
The LCSs of LIPAc have been developed by European Home Team (EU-HT) and delivered with its subsystems; the CCS, including personnel and machine protection, timing, archiving and alarming, by Japanese Home Team (JA-HT). These have been implemented on the EPICS platform to mitigate the risk of incompatibility in the integration, which JA-HT and EU-HT are jointly carrying out to control the whole accelerator.
In the CCS, some interlocks associated with measurement systems--chopper interlock, protection of BI systems, etc.--are implemented on FPGA and the condition of interlock triggering can be changed from EPICS OPIs depending on the beam conditions. The use of EPICS interface can add flexibility but still satisfy fast response and reliability requirement. The design and implementation will be presented.
会議概要(会議名, 開催地, 会期, 主催者等)
内容記述タイプ Other
内容記述 The 12th International Workshop on Personal Computers and Particle Accelerator Controls (PCaPAC)
発表年月日
日付 2018-10-18
日付タイプ Issued
戻る
0
views
See details
Views

Versions

Ver.1 2023-05-15 19:32:40.199230
Show All versions

Share

Mendeley Twitter Facebook Print Addthis

Cite as

エクスポート

OAI-PMH
  • OAI-PMH JPCOAR 2.0
  • OAI-PMH JPCOAR 1.0
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX

Confirm


Powered by WEKO3


Powered by WEKO3